

DKT217/3

COMPUTER SYSTEM SSISTEM ROMPUTER

CONTINUOUS ASSESSMENT

DATE WEDNESDAY, 15th APRIL 2020 TIME 10.00pm ~ 11.00pm (1 hour)

INSTRUCTIONS

- Use your own paper to answer.
- Answers must be handwritten.
- Your name, matric and page number MUST be written on every answer page.
- Scan and save in PDF format only.
- Upload/Email the PDF file BEFORE 10.55pm
- For Quartus II projects, make sure all your projects are in a folder with the foldername YOUR NAME and MATRIC as proof of work.

QUESTION 1

(a) Figure 1 below is a diagram of a bit register. Using the VHDL code, complete the programme for the bit register as in Figure 2.




Figure 1: Schematic of a bit register

```
LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY bit_reg IS
PORT (
             we, D, Din, clk, rst
                                : IN
                                       STD LOGIC;
                                : OUT STD_LOGIC );
             Q
END bit_reg;
ARCHITECTURE beh OF bit_reg IS
BEGIN
      PROCESS (we, D, Din, clk, rst)
      BEGIN
             IF <u>__rst</u> = '0'_____ THEN
                   Q \le '0';
             ELSIF <u>clk'event and clk ='1'</u> THEN
                   IF <u>we = '1'</u> THEN
                          Q \leq Din;
                   ELSE
                          Q \leq D;
                   END IF
             END IF;
      END PROCESS;
END beh;
```

Figure 2: VHDL programme of a bit register

(b) Figure 3 below is a schematic diagram of the bit register in Question 1(a) connected together to become a 4 bit shift-right register. An incomplete VHDL program is shown below. Complete the program to satisfy Figure 3.





Figure 3: Schematic diagram of a 4-bit Shift Right Register with synchronous parallel input


```
LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY sr_reg4 IS
PORT (
                                 std_logic_vector(3 downto 0);
             Din
                          : in
             rst,clk,we
                                 std_logic;
                          : in
             Q
                                 std_logic_vector(3 downto 0) );
                          : out
END sr_reg4;
ARCHITECTURE beh OF sr_reg4 IS
COMPONENT bit_reg
PORT (
             we, Din, D, rst, clk
                                 : in
                                        std_logic;
                                 : out
                                        std_logic );
END component;
: - complete this program for Figure 3.
```

```
LIBRARY IEEE;
 2
     use IEEE STD LOGIC 1164 ALL:
 3
 4
    ENTITY sr reg4 IS
 5
    PORT ( Din : in std logic vector(3 downto 0);
 6
             rst,clk,we : in std logic;
 7
                    : out std logic vector(3 downto 0) );
 8
    END sr reg4;
 9
10
    ARCHITECTURE beh OF sr reg4 IS
11
12
    COMPONENT bit reg
13
             ( we, Din, D, rst, clk : in std_logic;
    ■ PORT
14
                        : out std logic );
15
    END component;
16
17
     SIGNAL x : STD LOGIC VECTOR(3 DOWNTO 0);
18
19
     begin
20
21
     STAGE1: bit reg PORT MAP (we,Din(0),x(1),rst,clk,x(0));
22
     STAGE2: bit reg PORT MAP (we,Din(1),x(2),rst,clk,x(1));
23
     STAGE3: bit_reg PORT MAP (we,Din(2),x(3),rst,clk,x(2));
24
     STAGE4: bit reg PORT MAP (we,Din(3),'0',rst,clk,x(3));
25
26
     Q \ll x;
27
     end beh;
28
```


- (c) Attach the following figures to prove your project is successful.
- 1. Successful compilation report that shows your Project Folder (Name & Matric) and Project Name



2. Waveform



3. RTL (optional)



QUESTION 2

The following VHDL program for an ALU has several errors detected in them when compiled using the Altera Quartus II software. Create a 3-column table (as shown below) to

- 1. Identify the lines containing the error,
- 2. Brief explanation about the error
- 3. Proposed corrected line

```
Line
      library ieee;
 1
 2
       use ieee.std_logic_1164_all;
 3
       use ieee.std_logic_arith_all;
       use ieee.std_logic_unsigned_all;
 4
 5
 6
       entity test_alu4 is
       port ( inA, inB, outC
 7
                                    : in
                                            std_logic_vector(3 downto 0);
                                            std logic vector(1 downto 0);
 8
              Sel
                                    : in
 9
              Carry, Bigger
                                            std_logic);
                                    : out
 10
       end test_alu4;
 11
 12
       architecture labtest of test alu4 is
 13
              temp: std_logic_vector(4 downto 0);
 14
       begin
 15
              process (inA, inB, sel, temp)
 16
                     Bigger <= "0";
 17
                     Case sel is
                     When "00" =>
 18
 19
                             temp \leq ("0" \& inA) + ("0" \& inB);
 20
                             outC \le temp(4 downto 1);
 21
                             Carry \leq temp(0);
                     When "01" =>
 22
 23
                             If inA => inB then
 24
                                    outC \le inA - inB;
 25
                                    Bigger <= "0";
 26
                             Else
 27
                                    outC \le inB - inA;
 28
                                    Bigger <= "1";
                     When "10" =>
 29
                             outC <= inA and inB;
 30
 31
                     When "others" =>
 32
                             outC <= inA or inB;
 33
                     end case;
 34
              end process
 35
       end test_alu4;
```

Line No.	Brief explanation on error	Propose correction
2,3,4	Underscore before "all" Correct is (use "•")	~1164.all / ~arith.all / ~unsigned.all
7	OutC is not mode in	Create new line in entity declaration → outC : out std_logic_vector(3 downto 0);
10	Wrong entity name	end test_alu4;
13	No 'signal' vhdl keyword	signal temp : std_logic_vector(4 downto 0);
15	VHDL keyword "begin" for process is missing	Create new line → begin (before current line 16)
16,19,25,28	1-bit use single quotation	'0' or '1'
28	VHDLkeyword "end if" is missing	Create new line → end if;
34	";" missing	end process;

*******GOOD*******LUCK********