## PAPER 1

(CO1, C4)
This part has TWO (2) questions. Answer ALL questions. (30 marks).

## Question 1

Figure 1 shows a combination of flip-flops and latch. Draw the output waveform of signals $W, X, Y$ and $Z$ in Appendix I. Assume that all the output values are initially at 0 .
(15 Marks)


Figure 1

## Question 2

Sketch the logic diagram of 4-bit SIPO shift register using D flip-flops. Then, develop the timing diagram of 4-bit SIPO shift register using D flip flop. Let the input data $\mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}=0111$. Complete the outputs for $\mathrm{Q}_{3}, \mathrm{Q}_{2}, \mathrm{Q}_{1}$ and $\mathrm{Q}_{0}$ for four(4) clock cycles. Assume that the register initially contains all 1 's.

Complete your answer in Appendix 2.

## Appendix 1

Question 1
Angka Giliran:
Nama:
ID: $\qquad$


## Appendix 2

Question 2
Angka Giliran:
Nama: $\qquad$
ID: $\qquad$

4-bit SIPO shift register using D flip-flops:

The complete output:

| CLK |  |  |  |  |  |  |  |  |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

